Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system

Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system

US Patent RE40921 · Granted Sep 22, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller architecture2025
Cache bypass2025
Memory controller for managing raid information2024
Memory device protection using interleaved multibit symbols2024
Extended line width memory-side cache systems and methods2022
Memory device protection using interleaved multibit symbols2022
Adaptive line width cache systems and methods2021
Extended line width memory-side cache systems and methods2020
Extended line width memory-side cache systems and methods2020
Initialization trace of a computing device2018
Peripheral protocol negotiation2017
Method and system for binary cache cleanup2016