Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop (DLL) employing pulse to digital converter (PDC) for calibration

Delay locked loop (DLL) employing pulse to digital converter (PDC) for calibration

US Patent 9998126 · Granted Jun 12, 2018

Estimated economic value: $8,223,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Adaptive channel equalization for a duo-binary transceiver2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025
Phase-locked-loop circuit employing a hybrid loop filter with sample and hold ca2023
Programmable analog calibration circuit supporting iterative measurement of an i2023
Network transceiver with VGA channel specific equalization2023
Low-power, low-latency time-to-digital-converter-based serial link2021
Low-power, low-latency time-to-digital-converter-based serial link2021
Fixing dead-zone in clock data recovery circuits2020
Quadrature clock generation with injection locking2019
Quadrature clock generation with injection locking2019
Serializer-deserializer with frequency doubler2019