Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit die having reduced defect group III-nitride layer and methods associated therewith

Integrated circuit die having reduced defect group III-nitride layer and methods associated therewith

US Patent 9922826 · Granted Mar 20, 2018

Estimated economic value: $13,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Contiguous shield structures in microelectronic assemblies having hybrid bonding2025
Microelectronic assemblies having backside die-to-package interconnects2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025
III-N diodes with n-doped wells and capping layers2025