Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parasitic capacitance reduction structure for nanowire transistors and method of manufacturing

Parasitic capacitance reduction structure for nanowire transistors and method of manufacturing

US Patent 9893161 · Granted Feb 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Atomic layer deposition of aluminum oxide films for semiconductor devices using 2025
Thermal etching of ruthenium2025
Method of conductive material deposition2025
Film forming method and film forming apparatus2025
Self-aligned method for vertical recess for 3D device integration2025
Dual metal wrap-around contacts for semiconductor devices2025
Method for threshold voltage tuning through selective deposition of high-k metal2024
Architecture design and process for manufacturing monolithically integrated 3D C2024
Method of manufacturing semiconductor device2024
Method for mitigating lateral film growth in area selective deposition2023
Substrate processing tool with integrated metrology and method of using2023
Method of manufacturing semiconductor device and semiconductor device2023