{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Transistors, memory cells and semiconductor constructions", "item": "https://www.patentleaderboard.com/patent/9882016"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors, memory cells and semiconductor constructions

Transistors, memory cells and semiconductor constructions

US Patent 9882016 · Granted Jan 30, 2018

Estimated economic value: $17,758,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device having tiers of 2-transistor memory cells2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Memory device having shared read/write data line for 2-transistor vertical memor2025
Memory device having 2-transistor vertical memory cell and shared channel region2025
Differential storage in memory arrays2025
Transistors and memory arrays2025
Memory device having 2-transistor memory cell and access line plate2025
Apparatus and method including memory device having 2-transistor vertical memory2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory device having 2-transistor vertical memory cell2025
Memory arrays, ferroelectric transistors, and methods of reading and writing rel2025
Memory arrays, ferroelectric transistors, and methods of reading and writing rel2025