Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method including memory device having 2-transistor vertical memory cell

Apparatus and method including memory device having 2-transistor vertical memory cell

US Patent 12256541 · Granted Mar 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked storage nodes and access devices with horizontal access lines2025
Memory device having tiers of 2-transistor memory cells and charge storage struc2025
Two transistor cells for vertical three-dimensional memory2025
Transistors, array of transistors, and array of memory cells individually compri2025
Memory device having tiers of 2-transistor memory cells2025
Memory device having tiers of 2-transistor memory cells2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Memory device having shared read/write data line for 2-transistor vertical memor2025
Memory device having shared read/write data line for 2-transistor vertical memor2025
Memory device having 2-transistor vertical memory cell and shared channel region2025
Memory device having 2-transistor vertical memory cell and shared channel region2025