Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device having tiers of 2-transistor memory cells and charge storage structure having multiple portions

Memory device having tiers of 2-transistor memory cells and charge storage structure having multiple portions

US Patent 12484208 · Granted Nov 25, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked storage nodes and access devices with horizontal access lines2025
Vertically stacked storage nodes and access devices with horizontal access lines2025
Collaborative active learning classification method for hyperspectral images bas2025
Feeding structure for antenna array, antenna array, and network node2025
Formation for memory cells2025
Base station2025
Silk fibroin-based multi-responsive soft actuator, manufacturing method and regu2025
Microelectronic devices, memory devices, and 3D NAND flash memory devices2025
Microelectronic devices with source region vertical extension between upper and 2025
Two transistor cells for vertical three-dimensional memory2025
Two transistor cells for vertical three-dimensional memory2025
Resonator apparatus, filter apparatus as well as radio frequency and microwave d2025