Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device having tiers of 2-transistor memory cells

Memory device having tiers of 2-transistor memory cells

US Patent 12432898 · Granted Sep 30, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked storage nodes and access devices with horizontal access lines2025
Memory device having tiers of 2-transistor memory cells and charge storage struc2025
Memory device having tiers of 2-transistor memory cells and charge storage struc2025
Two transistor cells for vertical three-dimensional memory2025
Transistors, array of transistors, and array of memory cells individually compri2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Reduced pitch memory subsystem for memory device2025
Double-water-output cylindrical integrated water purifier2025
Active antenna system comprising coupling paths between feed networks2025
Memory device having shared read/write data line for 2-transistor vertical memor2025