Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a zero voltage processor sleep state

Method and apparatus for a zero voltage processor sleep state

US Patent 9841807 · Granted Dec 12, 2017

Estimated economic value: $18,742,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphics processing unit processing and caching improvements2025
Broadcasting power limiting management responses in a processor-based system in 2025
Hierarchical power estimation and throttling in a processor-based system in an i2025
Coordination and increased utilization of graphics processors during inference2025
Time synchronization of collecting and reporting power events between hierarchic2025
Regional adjustment of render rate2025
Sharing register file usage between fused processing resources2025
Throttle control circuits for throttling activity in processing segment circuits2025
Converting telemetry values into common data formats in a processor-based system2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Dynamic memory reconfiguration2025