Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level die to package and die to die interconnects suspended over integrated heat sinks

Wafer-level die to package and die to die interconnects suspended over integrated heat sinks

US Patent 9837372 · Granted Dec 5, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal isolation between embedded MECA modules2025
Wafer-scale direct bonded array core block for an active electronically steerabl2025
Heterogeneous integration of radio frequency transistor chiplets having intercon2025
Magnetically anisotropic binder-free films containing discrete hexaferrite nanop2025
Chip integration into cavities of a host wafer using lateral dielectric material2025
Embedded high-z marker material and process for alignment of multilevel ebeam li2025
Interposer for curved detector2025
Through-wafer coaxial transition2025
Heterogeneous integration of radio frequency transistor chiplets having intercon2025
Chip integration into cavities of a host wafer using lateral dielectric material2024
Built in self-test of heterogeneous integrated radio frequency chiplets2024
Singulation process for chiplets2024