Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reinforced wafer level package comprising a core layer for reducing stress in a solder joint and improving solder joint reliability

Reinforced wafer level package comprising a core layer for reducing stress in a solder joint and improving solder joint reliability

US Patent 9806063 · Granted Oct 31, 2017

Estimated economic value: $7,754,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flip-chip bumping metal layer and bump structure2025
Optoelectronic module package2025
Method for preparing olefin-polar monomer copolymer2025
Apparatus, method, and medium for mobile access point station2025
Integrated circuit (IC) package substrate with embedded trace substrate (ETS) la2025
System and method for detecting inflammation in a foot2025
Dielectric inorganic composition2025
Antenna and device configurations2025
Integrated circuit assembly with hybrid bonding2025
Semiconductor packages having photon integrated circuit (PIC) chips2025
Antenna modules employing a package substrate with a vertically-integrated patch2025
User interface customization in a television platform2025