Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bottom source/drain silicidation for vertical field-effect transistor (FET)

Bottom source/drain silicidation for vertical field-effect transistor (FET)

US Patent 9805935 · Granted Oct 31, 2017

Estimated economic value: $5,356,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Backside self aligned skip via2025
Double patterned microcooler having alternating fin widths2025
Stacked field effect transistor2025
Different dimensions across active region for stronger via to backside power rai2025
Early backside first power delivery network2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
Stacked FET with extremely small cell height2025
Interconnect structures with vias having vertical and horizontal sections2025
Wrap around metal via structure2025
Cross bar vertical FETs2025