Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Initializing scannable and non-scannable latches from a common clock buffer

Initializing scannable and non-scannable latches from a common clock buffer

US Patent 9762213 · Granted Sep 12, 2017

Estimated economic value: $1,776,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing voltage drooping in a microelectronic chip2025
System testing using partitioned and controlled noise2024
Dual chip clock synchronization2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Methods for generating a contributor-based power abstract for a device2022
Tunable power save loop for processor chips2021
Operating pulsed latches on a variable power supply2021
Characterizing and simulating library gates to enable identification and elimina2021
Built-in self-test for bit-write enabled memory arrays2021
Sequential error capture during memory test2021