Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout optimization for integrated circuit design

Layout optimization for integrated circuit design

US Patent 9754073 · Granted Sep 5, 2017

Estimated economic value: $4,558,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package structure, semiconductor device and manufacturing method thereof2025
Semiconductor packages and methods of manufacturing thereof2025
Integrated circuit having hybrid sheet structure2025
Methods for integrated circuit design and fabrication2025
Methods for integrated circuit design and fabrication2025
Tool mismatch reduction using aberration map of the tools2025
Flip-flop circuit and method2025
Standard cell design with dummy padding2025
Method of fabricating semiconductor device with reduced trench distortions2025
Method and system to introduce bright field imaging at stitching area of high-NA2025
Automated system and method for circuit design2025
System and method for selecting photolithography processes2025