Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce particles during STI fill and reduce CMP scratches

Method to reduce particles during STI fill and reduce CMP scratches

US Patent 9721828 · Granted Aug 1, 2017

Estimated economic value: $11,706,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Email bot click detection2025
Structure for facilitating the simultaneous silicidation of a polysilicon gate a2015
Systems and methods for removing wafer edge residue and debris using a residue r2011
FUSI integration method using SOG as a sacrificial planarization layer2011
FUSI integration method using SOG as a sacrificial planarization layer2010
FUSI integration method using SOG as a sacrificial planarization layer2010
Method of simultaneously siliciding a polysilicon gate and source/drain of a sem2010
Method to obtain fully silicided poly gate2009
Method to obtain fully silicided poly gate2008
Chemical mechanical polishing method and apparatus2007
Shallow trench isolation planarization using self aligned isotropic etch2004