Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of simultaneously siliciding a polysilicon gate and source/drain of a semiconductor device, and related device

Method of simultaneously siliciding a polysilicon gate and source/drain of a semiconductor device, and related device

US Patent 7727842 · Granted Jun 1, 2010

Estimated economic value: $9,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Email bot click detection2025
System and method for integrated test on primary-secondary pole-mounted breaker2022
Semiconductor device manufacturing method with reduced gate electrode height los2020
Semiconductor structures for assembly in multi-layer semiconductor devices inclu2019
Method for manufacturing a semiconductor device having a fin located on a substr2019
Interconnect structures for assembly of semiconductor structures including at le2018
Method of design rule check for off-grid irregular layout with on-grid design ru2017
Interconnect structures for assembly of multi-layer semiconductor devices2017
Method to reduce particles during STI fill and reduce CMP scratches2017
Semiconductor structure and fabrication method thereof, and static random access2017
Fin-type field effect transistor and manufacturing method thereof2017
Electric connector, plug-in module thereof and method for manufacturing plug-in 2016