Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture to improve write-ability in SRAM

Architecture to improve write-ability in SRAM

US Patent 9721650 · Granted Aug 1, 2017

Estimated economic value: $7,518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Low overhead mesochronous digital interface2025
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
Power supply circuit with reduced leakage current2024
Power supply circuit with reduced leakage current2024
Power supply circuit with reduced leakage current2024
Memory write assist with reduced switching power2024
Memory write assist with reduced switching power2024