Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for mapping logical threads to physical threads in a simultaneous multithreading data processing system

Techniques for mapping logical threads to physical threads in a simultaneous multithreading data processing system

US Patent 9715411 · Granted Jul 25, 2017

Estimated economic value: $2,827,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for managing dirty data2025
Branch target buffer with shared target bits2024
Systems and methods for synchronization of processing elements2023
Processor branch prediction circuit employing back-invalidation of prediction ca2022
Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
SIMD controller and SIMD predication scheme2022
Ticket based request flow control2022
Selectively supporting static branch prediction settings only in association wit2021
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021
Predicting indirect branches using problem branch filtering and pattern cache2020