Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Time-interleaved high-speed digital-to-analog converter (DAC) architecture with spur calibration

Time-interleaved high-speed digital-to-analog converter (DAC) architecture with spur calibration

US Patent 9685969 · Granted Jun 20, 2017

Estimated economic value: $87,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wide frequency range high speed clock multiplexer2025
Pre-ceramic thermal barrier for gas turbine engine components2025
Digitally controlled delay line gain calibration using error injection2025
Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
System and method for transition aware binary switching for digital-to-analog co2025
System and method for transition aware binary switching for digital-to-analog co2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Method and system for injection locked divider with frequency calibration2025
Gain calibration of digitally controlled delay line2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025