Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digitally controlled delay line gain calibration using error injection

Digitally controlled delay line gain calibration using error injection

US Patent 12413235 · Granted Sep 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
Gain calibration of digitally controlled delay line2025
Gain calibration of digitally controlled delay line2025
Gain calibration of digitally controlled delay line2025
Gain calibration of digitally controlled delay line2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025
Apparatus and method for optimum loop gain calibration for clock data recovery a2025
Apparatus and method for optimum loop gain calibration for clock data recovery a2025