Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of multi-chip wafer level packaging

Method of multi-chip wafer level packaging

US Patent 9679882 · Granted Jun 13, 2017

Estimated economic value: $2,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bonding with pre-deoxide process and apparatus for performing the same2025
Chip package structure with redistribution layer having bonding portion2025
Structure having thermal dissipation structure therein and manufacturing method 2025
Semiconductor packages and methods of forming the same2025
Thermo-electric cooler for dissipating heat of optical engine2025
Integrated circuit package and method2025
Semiconductor device having underfill surrounding bottom package and solder ball2025
Apparatus, system and method2025
Chip stack structure with conductive plug and method for forming the same2025
3D integrated circuit (3DIC) structure2025
Integrated circuit package and method of forming same2025
Integrated circuit package and method2025