Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Contained punch through stopper for CMOS structures on a strain relaxed buffer substrate

Contained punch through stopper for CMOS structures on a strain relaxed buffer substrate

US Patent 9666486 · Granted May 30, 2017

Estimated economic value: $1,983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Power distribution network with backside power rail2025
Horizontally stacked nanosheet gate all around device structure2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Selective area diffusion doping of III-N materials2025
Hybrid stacked field effect transistors2025
Gate induced drain leakage reduction in FinFETs2025
Vertical field effect transistor with minimal contact to gate erosion2025
Textured cobalt aluminum/magnesium-aluminum-oxide pedestal for memory devices2025
Semiconductor device with void under source/drain region for backside contact2025