Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing control gate electrode curvature in three-dimensional memory devices

Method of reducing control gate electrode curvature in three-dimensional memory devices

US Patent 9589839 · Granted Mar 7, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display having semiconducting oxide gate driver circuitry with adjustable thresh2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device and method of making thereof using double pitch 2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Three-dimensional memory device with finned support pillar structures and method2025
Modelling and prediction of virtual inline quality control in the production of 2024