Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Disturb free bitcell and array

Disturb free bitcell and array

US Patent 9589658 · Granted Mar 7, 2017

Estimated economic value: $9,679,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory assembly with body biasing and related methods2025
Solid-state lighting fixtures with socket connections for accessories and access2025
Wordline system architecture supporting erase operation and I-V characterization2024
Wordline system architecture supporting erase operation and I-V characterization2024
Sense circuit and high-speed memory structure incorporating the sense circuit2024
Solid-state lighting fixtures with socket connections for accessories and access2024
Resistive memory array with localized reference cells2024
Apparatus and related method to indicate stability and instability in bit cell2024
Apparatus and related method to indicate stability and instability in bit cell2024
Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Solid-state lighting fixtures with socket connections for accessories and access2023