Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wordline system architecture supporting erase operation and I-V characterization

Wordline system architecture supporting erase operation and I-V characterization

US Patent 12176053 · Granted Dec 24, 2024

Estimated economic value: $36,628,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory assembly with body biasing and related methods2025
Solid-state lighting fixtures with socket connections for accessories and access2025
Bias voltage generation circuit for memory devices2024
Sense circuit and high-speed memory structure incorporating the sense circuit2024
Solid-state lighting fixtures with socket connections for accessories and access2024
Resistive memory array with localized reference cells2024
Apparatus and related method to indicate stability and instability in bit cell2024
Apparatus and related method to indicate stability and instability in bit cell2024
Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Solid-state lighting fixtures with socket connections for accessories and access2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Twin cell memory-based physically unclonable function2022