Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Epitaxial buffer layers for group III-N transistors on silicon substrates

Epitaxial buffer layers for group III-N transistors on silicon substrates

US Patent 9583574 · Granted Feb 28, 2017

Estimated economic value: $9,011,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Contiguous shield structures in microelectronic assemblies having hybrid bonding2025