Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of integrated circuit physical design

Optimization of integrated circuit physical design

US Patent 9536030 · Granted Jan 3, 2017

Estimated economic value: $2,646,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023
Program counter (PC)-relative load and store addressing for fused instructions2022
Method to determine the oldest instruction in an instruction queue of a processo2021
Fusion to enhance early address generation of load instructions in a microproces2021
Thread-based organization of slice target register file entry in a microprocesso2021
Banked slice-target register file for wide dataflow execution in a microprocesso2021
Low latency execution of floating-point record form instructions2021
Method to execute successive dependent instructions from an instruction stream i2020
Arithmetic logic unit for single-cycle fusion operations2020
Low latency execution of floating-point record form instructions2020