Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency execution of floating-point record form instructions

Low latency execution of floating-point record form instructions

US Patent 10996953 · Granted May 4, 2021

Estimated economic value: $7,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
Routing instructions in a microprocessor2025
Instruction handling for accumulation of register results in a microprocessor2023
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023
Program counter (PC)-relative load and store addressing for fused instructions2022
Instruction dispatch routing2022
Method to determine the oldest instruction in an instruction queue of a processo2021
Method to determine the oldest instruction in an instruction queue of a processo2021
Fusion to enhance early address generation of load instructions in a microproces2021