Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for forming FinFET CMOS with dual doped STI regions

Method and structure for forming FinFET CMOS with dual doped STI regions

US Patent 9530698 · Granted Dec 27, 2016

Estimated economic value: $3,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Local interconnects having different material compositions2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Layered bottom electrode dielectric for embedded MRAM2025
Semiconductor device having hybrid middle of line contacts2025
Recessed local interconnect semiconductor memory device2025
Narrowing single diffusion break2025
Vertically stacked FET with strained channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Multi-VT solution for replacement metal gate bonded stacked FET2025
Method and structure of forming independent contact for staggered CFET2025