Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level chip-scale package structure utilizing conductive polymer

Wafer-level chip-scale package structure utilizing conductive polymer

US Patent 9496234 · Granted Nov 15, 2016

Estimated economic value: $8,353,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaging stacked substrates and an integrated circuit die using a lid and a sti2025
Heat sink configuration for multi-chip module2023
Data fusion enhanced multi-modality wellbore integrity inspection system2023
IC chip package with dummy solder structure under corner, and related method2023
Enabling of functional logic in IC using thermal sequence enabling test2022
IC chip package with dummy solder structure under corner, and related method2021
Dual bond pad structure for photonics2021
Dual bond pad structure for photonics2020
Method of manufacturing chip-on-chip structure comprising sinterted pillars2020
Tamper detection for a chip package2020
Miniaturized microscope for phase contrast and multicolor fluorescence imaging2020
Dual bond pad structure for photonics2019