Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of making transistor devices with elevated source/drain regions to accommodate consumption during metal silicide formation process

Methods of making transistor devices with elevated source/drain regions to accommodate consumption during metal silicide formation process

US Patent 9490344 · Granted Nov 8, 2016

Estimated economic value: $4,991,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device including a floating gate electrode and a layer of ferroelectric material2022
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Three-dimensional transistor with improved channel mobility2019
Three-dimensional transistor with improved channel mobility2019
Communicating optical signals between stacked dies2019
Methods for forming integrated circuits that include a dummy gate structure2018
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
Ferroelectric FinFET2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
FDSOI-capacitor2018