Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit design-specific failure in time rate for single event upsets

Circuit design-specific failure in time rate for single event upsets

US Patent 9483599 · Granted Nov 1, 2016

Estimated economic value: $14,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Forming and/or configuring stacked dies2024
Power distribution for active-on-active die stack with reduced resistance2023
Embedded shield for protection of memory cells2022
Electrostatic discharge (ESD) protection in stacked chips2022
Power delivery network for active-on-active stacked integrated circuits2022
Electro-static discharge (ESD) damage self-test2021
Integrated circuit device with electrostatic discharge (ESD) protection2021
Power distribution for active-on-active die stack with reduced resistance2021
Forming and/or configuring stacked dies2021
Method and apparatus of package enabled ESD protection2021
Integrated circuits designed for multiple sets of criteria2021
Method and apparatus for electronics-harmful-radiation (EHR) measurement and mon2021