Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits designed for multiple sets of criteria

Integrated circuits designed for multiple sets of criteria

US Patent 10908598 · Granted Feb 2, 2021

Estimated economic value: $90,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Forming and/or configuring stacked dies2024
Power distribution for active-on-active die stack with reduced resistance2023
Power delivery network for active-on-active stacked integrated circuits2022
Power distribution for active-on-active die stack with reduced resistance2021
Forming and/or configuring stacked dies2021
Circuit for and method of preventing multi-bit upsets induced by single event tr2017
Interconnect circuits having low threshold voltage P-channel transistors for a p2017
Circuit design-specific failure in time rate for single event upsets2016
Selection of logic paths for redundancy2016
Master-slave flip-flops and methods of implementing master-slave flip-flops in a2016
Integrated circuit having improved radiation immunity2016
Single-event upset mitigation in circuit design for programmable integrated circ2015