Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines

Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines

US Patent 9466790 · Granted Oct 11, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensio2025
Cool electron erasing in thin-film storage transistors2024
Three-dimensional memory string array of thin-film ferroelectric transistors2024
3-dimensional memory string array of thin-film ferroelectric transistors2023
Cool electron erasing in thin-film storage transistors2022
Device structure for a 3-dimensional NOR memory array and methods for improved e2021
Reverse memory cell2021
Three-dimensional array of re-programmable non-volatile memory elements having v2017
Operation modes for an inverted NAND architecture2017
Operation modes for an inverted NAND architecture2016
Nanodot enhanced hybrid floating gate for non-volatile memory devices2016
Method for non-volatile memory having 3D array of read/write elements with effic2016