Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture

Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture

US Patent 9721653 · Granted Aug 1, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High capacity memory circuit with low effective latency2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Silicon oxide nitride tunnel dielectric for a storage transistor in a 3-dimensio2025
Three-dimensional vertical nor flash thin-film transistor strings2025
Cool electron erasing in thin-film storage transistors2024
Three-dimensional memory string array of thin-film ferroelectric transistors2024
High capacity memory circuit with low effective latency2024
Process for forming a vertical thin-film transistor that serves as a connector t2024
3-dimensional memory string array of thin-film ferroelectric transistors2023
Three-dimensional vertical nor flash thin-film transistor strings2023
High capacity memory circuit with low effective latency2023
Vertical thin-film transistor and application as bit-line connector for 3-dimens2023