Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High capacity memory circuit with low effective latency

High capacity memory circuit with low effective latency

US Patent 12411606 · Granted Sep 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for fabricating a 3-dimensional memory structure of nor memory strings2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Three-dimensional memory string array of thin-film ferroelectric transistors for2025
System for an acoustically driven ferromagnetic resonance sensor device2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Vertical thin-film transistor and application as bit-line connector for 3-dimens2025
Multi-gate nor flash thin-film transistor strings arranged in stacked horizontal2025
Methods for forming multilayer horizontal NOR-type thin-film memory strings2025
Quasi-volatile memory device with a back-channel usage2025