Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive negative bit line write assist

Adaptive negative bit line write assist

US Patent 9455028 · Granted Sep 27, 2016

Estimated economic value: $18,034,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with scan chain testing of column redundancy logic and multiplexing2025
High-speed multi-port memory supporting collision2024
Power supply circuit with reduced leakage current2024
Memory write assist with reduced switching power2024
Memory circuit architecture with multiplexing between memory banks2024
Low power and robust level-shifting pulse latch for dual-power memories2024
High-speed multi-port memory supporting collision2024
Memory with scan chain testing of column redundancy logic and multiplexing2024
Memory with efficient DVS controlled by asynchronous inputs2023
Systems and methods for control signal latching in memories2021
Write assist circuitry for memory2021
Area efficient write data path circuit for SRAM yield enhancement2020