Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient write data path circuit for SRAM yield enhancement

Area efficient write data path circuit for SRAM yield enhancement

US Patent 10867668 · Granted Dec 15, 2020

Estimated economic value: $42,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Low overhead mesochronous digital interface2025
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
Probabilistic determination of compatible content2024
Object identification based on long-term user behavior and short-term interest2024
Power supply circuit with reduced leakage current2024
Power supply circuit with reduced leakage current2024
Power supply circuit with reduced leakage current2024