Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for screening memory cells for disturb failures

Method and apparatus for screening memory cells for disturb failures

US Patent 9424911 · Granted Aug 23, 2016

Estimated economic value: $5,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing matrix multiplication2025
Sequential delay enabler timer circuit for low voltage operation for SRAMs2023
Permutated ring network2021
Methods and systems for packaging an integrated circuit2021
System and methods for completing a cascaded clock ring bus2021
Methods and apparatus for fabricating IC chips with tilted patterning2020
MRAM structure for efficient manufacturability2020
Fabricating memory devices with optimized gate oxide thickness2020
Fabricating memory devices with optimized gate oxide thickness2020
System and method for asynchronous, multiple clock domain data streams coalescin2019
Methods and systems for packaging semiconductor devices to improve yield2019
Fabricating memory devices with optimized gate oxide thickness2019