Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sequential delay enabler timer circuit for low voltage operation for SRAMs

Sequential delay enabler timer circuit for low voltage operation for SRAMs

US Patent 11670361 · Granted Jun 6, 2023

Estimated economic value: $123,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced circuit area memory device with a half-word memory architecture2025
Management of memory pages for a set of non-consecutive work elements in work qu2022
Dual-port memories and input/output circuits for preventing failures correspondi2018
Using sense amplifier as a write booster in memory operating with a large dual r2018
Method and apparatus for screening memory cells for disturb failures2016
System and method for modifying activation of a sense amplifier2015
Systems and methods for reducing memory array leakage in high capacity memories 2011
Statistical yield of a system-on-a-chip2011
System and method for repairing a memory2010
System and method for testing a memory2009
Degeneration technique for designing memory devices2009
System and method for repairing a memory2008