Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Degeneration technique for designing memory devices

Degeneration technique for designing memory devices

US Patent 7523420 · Granted Apr 21, 2009

Estimated economic value: $4,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock-free serialization of asynchronous signals2025
Sequential delay enabler timer circuit for low voltage operation for SRAMs2023
Wordline decoder circuitry2022
No-enable setup clock gater based on pulse2022
Power switch multiplexer with configurable overlap2021
Method, system and device for non-volatile memory device operation2020
Routing structures for memory applications2020
Supply tracking delay element in multiple power domain designs2020
Memory write driver, method and system2020
Pulsed sub-VDD precharging of a bit line2019
Method, system and device for non-volatile memory device operation2018
Sense amplifier2018