Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pulsed sub-VDD precharging of a bit line

Pulsed sub-VDD precharging of a bit line

US Patent 10453505 · Granted Oct 22, 2019

Estimated economic value: $134,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock-free serialization of asynchronous signals2025
Memory bit cell for in-memory computation2025
System control using sparse data2024
System control using sparse data2023
Efficient retention flop utilizing different voltage domain2022
System control using sparse data2022
No-enable setup clock gater based on pulse2022
Efficient retention flop utilizing different voltage domain2021
Power switch multiplexer with configurable overlap2021
Power switch multiplexer with configurable overlap2021
Supply tracking delay element in multiple power domain designs2020
Supply tracking delay element in multiple power domain designs2020