Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modification of prefetch depth based on high latency event

Modification of prefetch depth based on high latency event

US Patent 9384136 · Granted Jul 5, 2016

Estimated economic value: $5,294,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Private memory management using utility thread2025
Static instruction caching in a coprocessor architecture2025
Preemption techniques for memory-backed registers2025
Multi-stage thread scheduling2025
Cache control to preserve register data2024
Controlling data allocation to storage circuitry2024
Thread channel deactivation based on instruction cache misses2024
Dynamically allocating memory controller resources for extended prefetching2024
Pre-staged instruction registers for variable length instruction set machine2024
Memory migration within a multi-host data processing environment2024
Fence enforcement techniques based on stall characteristics2024
Cache footprint management2024