Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fet structure for minimum size length/width devices for performance boost and mismatch reduction

Fet structure for minimum size length/width devices for performance boost and mismatch reduction

US Patent 9379186 · Granted Jun 28, 2016

Estimated economic value: $2,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coffee tamper mat2025
Hair trimmer2025
Transistors with multiple silicide layers2025
Silicon germanium fins and integration methods2025
High-voltage semiconductor device structures2025
Puncture support2025
Polycarbonate-based thermoplastic compositions having improved transparency prop2025
Coffee tool2025
Trench isolation having three portions with different materials, and LDMOS FET i2025
Image sensor diagonal isolation structures2025
Bipolar junction transistors with a nanosheet intrinsic base2025
Fin on silicon-on-insulator2025