Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Unified tool for automatic design constraints generation and verification

Unified tool for automatic design constraints generation and verification

US Patent 9355211 · Granted May 31, 2016

Estimated economic value: $53,420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Light control film2025
Dynamic repartition of memory physical address mapping2025
Method for migrating CPU state from an inoperable core to a spare core2025
Single “A” latch with an array of “B” latches2024
Multiple parallel mode flash channels with serial link2024
Method for migrating CPU state from an inoperable core to a spare core2023
Built-in self-test for processor unit with combined memory and logic2022
Method and circuit for row scannable latch array2022
Method and circuit for scan dump of latch array2022
Array of processor units with local BIST2022
Method for migrating CPU state from an inoperable core to a spare core2022
Pooled frontline ECC decoders in memory systems2020