Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory error detection circuits for detecting bit flips in valid indicators in cache memory following invalidate operations, and related methods and processor-based systems

Cache memory error detection circuits for detecting bit flips in valid indicators in cache memory following invalidate operations, and related methods and processor-based systems

US Patent 9329930 · Granted May 3, 2016

Estimated economic value: $8,023,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Treating main memory as a collection of tagged cache lines for trace logging2025
Translation lookaside buffer (TLB) prefetcher with multi-level TLB prefetches an2025
Cache-line retention hint information for conditional write instruction2025
Logging guest physical address for memory access faults2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Efficiently replacing software breakpoint instructions in processor-based device2024
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2024
Method for executing atomic memory operations when contested2024
Tracking memory block access frequency in processor-based devices2024
Data cache with prediction hints for cache hits2023
Obsoleting values stored in registers in a processor based on processing obsoles2023
Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for aug2023