Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Establishing a branch target instruction cache (BTIC) entry for subroutine returns to reduce execution pipeline bubbles, and related systems, methods, and computer-readable media

Establishing a branch target instruction cache (BTIC) entry for subroutine returns to reduce execution pipeline bubbles, and related systems, methods, and computer-readable media

US Patent 9317293 · Granted Apr 19, 2016

Estimated economic value: $8,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing an intelligence processing computing archit2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Accelerating fetch target queue (FTQ) processing in a processor2025
Methods and circuitry for efficient management of local branch history registers2025
Methods and circuitry for efficient management of local branch history registers2025
Branch target buffer with shared target bits2024
Systems and methods for implementing an intelligence processing computing archit2024
Tile subsystem and method for automated data flow and data processing within an 2024
Reuse of branch information queue entries for multiple instances of predicted co2024
Selectively updating branch predictors for loops executed from loop buffers in a2024
Selectively updating branch predictors for loops executed from loop buffers in a2024
Providing extended branch target buffer (BTB) entries for storing trunk branch m2024