Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same

Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same

US Patent 9305782 · Granted Apr 5, 2016

Estimated economic value: $6,062,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pitch reduction technology using alternating spacer depositions during the forma2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Block-to-block isolation and deep contact using pillars in a memory array2024
Electrical, mechanical, computing, and/or other devices formed of extremely low 2024
Pitch reduction technology using alternating spacer depositions during the forma2024
Pitch reduction technology using alternating spacer depositions during the forma2024
Pitch reduction technology using alternating spacer depositions during the forma2024
Pitch reduction technology using alternating spacer depositions during the forma2024