Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bypass system and method that mimics clock to data memory read timing

Bypass system and method that mimics clock to data memory read timing

US Patent 9263100 · Granted Feb 16, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Area-efficient scalable memory read-data multiplexing and latching2024
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2021
Memory column drowsy control2016
Memory column drowsy control2016
Semiconductor device with single-event latch-up prevention circuitry2015
Memory with word level power gating2015
Memory with word level power gating2015
SRAM with embedded ROM2015
Method and apparatus for sensing on-chip characteristics2014
Method and apparatus for sensing on-chip characteristics2014
System and method for soft error detection in memory devices2014