Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area-efficient scalable memory read-data multiplexing and latching

Area-efficient scalable memory read-data multiplexing and latching

US Patent 12130654 · Granted Oct 29, 2024

Estimated economic value: $18,861,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning model scaling system with energy efficient network data transfe2025
Framework for optimization of machine learning architectures2025
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2021
Area-efficient scalable memory read-data multiplexing and latching2021
Area-efficient scalable memory read-data multiplexing and latching2021
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2017
Bypass system and method that mimics clock to data memory read timing2016